We have investigated impacts of LaO incorporation into a high-k dielectric (HK) for threshold voltage (V t ) tuning on gate leakage current (J g ) in HK nFETs in detail. A J g -V g curve is not shifted along with a change in V t and J g decreases at fixed V g when V t is decreased by LaO incorporation in HK nFETs. Evaluation of barrier heights at a metal gate (MG)/HK interface suggests that this is owing to no decrease of the conduction band offset at a MG/HK interface by LaO incorporation. On the other hand, J g increases at fixed V g because a J g -V g curve is shifted along with V t when a work-function (WF) is lowered by MG. Therefore, a V t tuning technique of LaO incorporation has a clear advantage over a WF control by MG for suppressing the J g increase associated with the continued scaling of CMOSFETs.
eration by evaluating a change in φ b by LaO incorporation.
We estimate φ b at a MG/HK interface by a simple method proposed by S. Zafar et al [6] . This is based on the fact that the carrier transport mechanism changes from direct tunneling (DT) to Fowler-Nordheim (FN) tunneling at V g =φ b /q (Fig. 3) , if J g is limited by a tunneling event and mainly consists of electron current from channel to MG in nFETs. Since tunneling probability is changed at V g =φ b /q, dln(J g )/dV g shows a peak at the point of V g =φ b /q. Actually, it is confirmed that electron current from the Si channel is predominant in J g of the HK nFETs (Fig. 4) and the carrier transport mechanism is tunneling because temperature dependence of J g is negligible. φ b for HK without LaO is estimated to be 1.50 eV, that is very close to a calculated φ b for Hf-based HK (Fig. 4) [7] . Roughly estimated φ b from FN-plot shows the similar trend (Fig. 5) .
A slight φ b increase, namely no φ b decrease is observed after LaO incorporation in the HK nFETs (Fig. 4) . This suggests that the above-mentioned model is valid. The slight φ b increase must be due to a change in band gap of bulk HK because φ b of LaO is larger than that of Hf-based HK [7] . J g is decreased by the φ b increase and by a total thickness increase of HK and IL (Fig. 6) after LaO incorporation.
φ b shifts are also evaluated when V t is controlled by changing the TiN thickness in poly-Si/TiN gate electrodes for comparison (Fig. 7) . In this case, an effective WF of TiN is modulated at a MG(TiN)/HK interface ( Fig. 8 ) [8] .
It can be seen that the J g -V g characteristics are shifted along with V t (Figs. 7 and 9 ). Both φ b and V t are decreased with decreasing the TiN thickness (open circles in Fig. 10 ). The impacts of (i) LaO incorporation and (ii) a change in the TiN thickness on φ b , are totally different (Fig. 10) .
J g at V g =1.1V actually decreases after LaO incorporation, while J g at V g =1.1V increases with decreasing V t by decreasing the TiN thickness (Fig. 11) . This is owing to no shift in a J g -V g curve towards the negative V g direction (Fig. 12) and an increase in a total physical thickness of a gate dielectric (Figs. 1 and 6) . Thus, LaO incorporation should be intentionally used for obtaining not only low V t but also low J g in HK nFETs. Similarly to LaO incorporation in HK nFETs, J g is decreased by AlO incorporation in HK pFETs thanks to no (Fig. 13) . Moreover, φ b increases after AlO incorporation into HK owing to the large band-gap of AlO (Fig. 13) 
